



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/964,030	09/26/2001	Partha P. Datta Ray	L13.12-0117/99-369	9897
7590 01/13/2005		EXAMINER		
Leo J. Peters			PHAN, THAI Q	
LSI LOGIC CO	RPORATION			
M/S D-106			ART UNIT	PAPER NUMBER
1551 McCarthy Boulevard			2128	
Milpitas, CA 95035			DATE MAILED: 01/13/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		09/964,030	DATTA RAY ET	DATTA RAY ET AL.		
		Examiner	Art Unit			
		Thai Q. Phan	2128			
Period fo	The MAILING DATE of this communication a or Reply	ppears on the cover she	et with the c rresp ndence a	nddress		
A SHOTHE I - Externation - If the - If NO - Failu Any (ORTENED STATUTORY PERIOD FOR REF MAILING DATE OF THIS COMMUNICATION nsions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reperiod for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by state the provided by the Office later than three months after the material patent term adjustment. See 37 CFR 1.704(b).	I. 1.136(a). In no event, however, i eply within the statutory minimum od will apply and will expire SIX (6 ute, cause the application to beco	may a reply be timely filed of thirty (30) days will be considered tim b) MONTHS from the mailing date of this ome ABANDONED (35 U.S.C. § 133).			
Status				·		
1)⊠	Responsive to communication(s) filed on 26	September 2001.				
·		nis action is non-final.				
3)□	·—					
Dispositi	on of Claims					
5)⊠ 6)⊠ 7)□	Claim(s) <u>1-28</u> is/are pending in the application 4a) Of the above claim(s) is/are with definition Claim(s) <u>13-28</u> is/are allowed. Claim(s) <u>1,2,11 and 12</u> is/are rejected. Claim(s) <u>3-10</u> is/are objected to. Claim(s) are subject to restriction and	rawn from consideration				
Applicati	on Papers					
10)⊠	The specification is objected to by the Exami The drawing(s) filed on <u>26 September 2001</u> in Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct the oath or declaration is objected to by the	s/are: a) accepted one drawing(s) be held in a section is required if the drawing	beyance. See 37 CFR 1.85(a). awing(s) is objected to. See 37 (CFR 1.121(d).		
Priority L	under 35 U.S.C. § 119					
a)[Acknowledgment is made of a claim for forei All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure See the attached detailed Office action for a li	ents have been received ents have been received iority documents have eau (PCT Rule 17.2(a))	d. I in Application No been received in this Nationa	al Stage		
	e of References Cited (PTO-892)		view Summary (PTO-413)			
3) 🖾 Inform	e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/0 r No(s)/Mail Date <u>12/03/</u> 2001.	08) 5) Notic	er No(s)/Mail Date ce of Informal Patent Application (P ⁻ er:	TO-152)		

DETAILED ACTION

This Office Action is in response to patent application S/N: 09/964,030, filed on 09/26/2001. Claims 1-28 are pending in this Action.

Priority

Cross reference to patent application 09/964,011 must include a relationship with the current application and a current status of the cross reference.

Drawings

The informal drawings are not of sufficient quality, particular quality in Figures. 4, 5, and 6. Accordingly, replacement drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to this Office action. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action.

Information Disclosure Statement

The information disclosure statement, submitted on 12/03/2001, is being considered by the examiner.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the

Application/Control Number: 09/964,030

Art Unit: 2128

applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 1, 2, and 11-12 are rejected under 35 U.S.C. 102(e) as being anticipated by Lembach et al, US patent no. 4,698,760.

As per claim 1, Lembach anticipates a block based design methodology with design feature limitation very identical to the claimed invention. According to Lembach, the method of optimizing functional block within a netlist of an integrated circuit design, the method comprising:

assigning corresponding delay value to each a plurality of pins the block, wherein each pin corresponds respective signal path through the block and wherein the delay values together form a delay value combination that selected from continuous set of possible combinations which each combination in the set satisfies predetermined criteria (cols. 5-6);

and generating a circuit configuration the block plurality logic cells are interconnected the netlist that the respective signal paths through block have delays based the corresponding delay values assigned step.

As per claim 2, Lembach anticipates each the logic cell has an estimated base delay Di each delay value in the delay value combination above satisfies first inequality such as delay bound as claimed (col. 4, line 43 to col. 9, line 5), and other inequality as claimed due to delay in signal propagation.

As per claim 11, Lembach anticipates functional blocks comprising logic blocks having multiple inputs with logical connection and property as claimed (Figs. 1 3).

Application/Control Number: 09/964,030

0400

Art Unit: 2128

As per claim 12, Lembach anticipates fanout and distribution blocks to fanout, signal paths, multiple outputs, block pins, etc. (cols. 5-8).

Allowable Subject Matter

1. Claims 3-10 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claims 3-10 further require steps:

Assigning a corresponding delay value to each of the plurality of pins of each of the plurality of functional blocks based on the current penalty value for that pin,

Identifying critical pin in the netlist,

Updating the current penalty value of the at least one critical pin based on a history of that pin,

Repeating the step of assigning penalty function using the current penalty value for update.

Because Lembach does not expressly disclose or suggest the steps above, dependent claims 3-10 are objected to, but would be allowable for the reason as set forth.

Application/Control Number: 09/964,030 Page 5

Art Unit: 2128

2. Claims 13-28 are allowed. The following is a statement of reasons for the indication of allowable subject matter: .

Claims 13-28 are directed to a method and system for adaptively timing and optimizing a functional block timing within a netlist of an integrated circuit design. The claims require steps and means:

Assigning a corresponding delay value to each of the plurality of pins of each of the plurality of functional blocks based on the current penalty value for that pin,

Identifying critical pin in the netlist,

Updating the current penalty value of the at least one critical pin based on a history of that pin,

Repeating the step of assigning penalty function using the current penalty value for update.

Because Lembach does not expressly disclose or suggest the steps above, claims 13-28 are thus deemed allowable.

Conclusion

- 1. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 1. US patent no. 6,269,467 B1, issued to Chang et al, on July 2001
- 2. US patent no. 6,622,291 B1, issued to Ginetti, Arnold, on Sept. 2003
- 3. US patent no. 6,643,832 B1, issued to Ray et al, on Nov. 2003
- 4. US patent no. 6,662,348 B1, issued to Naylor et al, on Dec. 2003
- 5. US patent application publication no. US 2002/0069396 A1 to Bhattacharya et al.

Application/Control Number: 09/964,030 Page 6

Art Unit: 2128

2. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thai Q. Phan whose telephone number is 571-272-

3783. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jean Homere can be reached on 571-272-3780. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

3. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Jan. 07, 2005

Thal Phan

Primary Examiner,

Art Unit: 2128